Files
linux-st/arch/sparc/kernel
Will Deacon 8e958839e4 sparc32: mm: Restructure sparc32 MMU page-table layout
The "SRMMU" supports 4k pages using a fixed three-level walk with a
256-entry PGD and 64-entry PMD/PTE levels. In order to fill a page
with a 'pgtable_t', the SRMMU code allocates four native PTE tables
into a single PTE allocation and similarly for the PMD level, leading
to an array of 16 physical pointers in a 'pmd_t'

This breaks the generic code which assumes READ_ONCE(*pmd) will be
word sized.

In a manner similar to ef22d8abd8 ("m68k: mm: Restructure Motorola
MMU page-table layout"), this patch implements the native page-table
setup directly. This significantly increases the page-table memory
overhead, but will be addresses in a subsequent patch.

Cc: "David S. Miller" <davem@davemloft.net>
Cc: Peter Zijlstra <peterz@infradead.org>
Signed-off-by: Will Deacon <will@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2020-05-13 15:32:00 -07:00
..
2019-05-09 14:26:16 -07:00
2018-01-22 08:17:15 -08:00
2018-01-22 08:17:15 -08:00
2019-02-20 07:28:58 -07:00
2020-04-02 18:11:55 -07:00
2019-02-20 07:28:53 -07:00
2018-05-09 06:54:27 +02:00
2019-02-20 07:28:53 -07:00
2017-11-15 14:21:03 +09:00
2018-10-07 22:42:00 -07:00