Files
linux-st/arch/powerpc/include/asm
Aneesh Kumar K.V 85c1fafd72 powerpc/mm: Use read barrier when creating real_pte
On ppc64 we support 4K hash pte with 64K page size. That requires
us to track the hash pte slot information on a per 4k basis. We do that
by storing the slot details in the second half of pte page. The pte bit
_PAGE_COMBO is used to indicate whether the second half need to be
looked while building real_pte. We need to use read memory barrier while
doing that so that load of hidx is not reordered w.r.t _PAGE_COMBO
check. On the store side we already do a lwsync in __hash_page_4K

CC: <stable@vger.kernel.org>
Signed-off-by: Aneesh Kumar K.V <aneesh.kumar@linux.vnet.ibm.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2014-08-13 18:20:41 +10:00
..
2014-04-18 14:20:41 +02:00
2014-04-18 14:20:41 +02:00
2014-04-18 14:20:41 +02:00
2014-05-28 13:35:35 +10:00
2014-08-05 15:41:43 +10:00
2014-06-25 18:49:40 -05:00
2014-07-28 19:29:15 +02:00
2014-07-28 14:10:23 +10:00
2014-07-28 14:10:22 +10:00
2014-07-28 14:10:23 +10:00
2014-06-26 13:19:42 +02:00
2014-06-24 12:43:15 +10:00
2014-07-11 16:06:08 +10:00