dt-bindings: bus: add STM32MP15 ETZPC firewall bus bindings
Adds the list of peripherals IDs under firewall bus on STM32MP15. Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Change-Id: I9c643e356cc627fcf22752b5873556427f366d6d Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/linux-stm32/+/277787 ACI: CIBUILD <MDG-smet-aci-builds@list.st.com> Tested-by: Gatien CHEVALLIER <gatien.chevallier@st.com> Reviewed-by: Gatien CHEVALLIER <gatien.chevallier@st.com> Reviewed-by: Eric FOURMONT <eric.fourmont-ext@st.com> Domain-Review: Lionel DEBIEVE <lionel.debieve@foss.st.com> Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/linux-stm32/+/298596 Reviewed-by: Lionel DEBIEVE <lionel.debieve@foss.st.com> Tested-by: Lionel DEBIEVE <lionel.debieve@foss.st.com>
This commit is contained in:
committed by
Eric Fourmont
parent
71afad3ae5
commit
b49aa13f2e
98
include/dt-bindings/bus/stm32mp15_sys_bus.h
Normal file
98
include/dt-bindings/bus/stm32mp15_sys_bus.h
Normal file
@ -0,0 +1,98 @@
|
||||
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
||||
/*
|
||||
* Copyright (C) STMicroelectronics 2022 - All Rights Reserved
|
||||
*/
|
||||
#ifndef _DT_BINDINGS_BUS_STM32MP15_SYS_BUS_H
|
||||
#define _DT_BINDINGS_BUS_STM32MP15_SYS_BUS_H
|
||||
|
||||
/* ETZPC IDs */
|
||||
#define STM32MP1_ETZPC_STGENC_ID 0
|
||||
#define STM32MP1_ETZPC_BKPSRAM_ID 1
|
||||
#define STM32MP1_ETZPC_IWDG1_ID 2
|
||||
#define STM32MP1_ETZPC_USART1_ID 3
|
||||
#define STM32MP1_ETZPC_SPI6_ID 4
|
||||
#define STM32MP1_ETZPC_I2C4_ID 5
|
||||
/* ID 6 reserved */
|
||||
#define STM32MP1_ETZPC_RNG1_ID 7
|
||||
#define STM32MP1_ETZPC_HASH1_ID 8
|
||||
#define STM32MP1_ETZPC_CRYP1_ID 9
|
||||
#define STM32MP1_ETZPC_DDRCTRL_ID 10
|
||||
#define STM32MP1_ETZPC_DDRPHYC_ID 11
|
||||
#define STM32MP1_ETZPC_I2C6_ID 12
|
||||
/* IDs 13-15 reserved */
|
||||
#define STM32MP1_ETZPC_TIM2_ID 16
|
||||
#define STM32MP1_ETZPC_TIM3_ID 17
|
||||
#define STM32MP1_ETZPC_TIM4_ID 18
|
||||
#define STM32MP1_ETZPC_TIM5_ID 19
|
||||
#define STM32MP1_ETZPC_TIM6_ID 20
|
||||
#define STM32MP1_ETZPC_TIM7_ID 21
|
||||
#define STM32MP1_ETZPC_TIM12_ID 22
|
||||
#define STM32MP1_ETZPC_TIM13_ID 23
|
||||
#define STM32MP1_ETZPC_TIM14_ID 24
|
||||
#define STM32MP1_ETZPC_LPTIM1_ID 25
|
||||
#define STM32MP1_ETZPC_WWDG1_ID 26
|
||||
#define STM32MP1_ETZPC_SPI2_ID 27
|
||||
#define STM32MP1_ETZPC_SPI3_ID 28
|
||||
#define STM32MP1_ETZPC_SPDIFRX_ID 29
|
||||
#define STM32MP1_ETZPC_USART2_ID 30
|
||||
#define STM32MP1_ETZPC_USART3_ID 31
|
||||
#define STM32MP1_ETZPC_UART4_ID 32
|
||||
#define STM32MP1_ETZPC_UART5_ID 33
|
||||
#define STM32MP1_ETZPC_I2C1_ID 34
|
||||
#define STM32MP1_ETZPC_I2C2_ID 35
|
||||
#define STM32MP1_ETZPC_I2C3_ID 36
|
||||
#define STM32MP1_ETZPC_I2C5_ID 37
|
||||
#define STM32MP1_ETZPC_CEC_ID 38
|
||||
#define STM32MP1_ETZPC_DAC_ID 39
|
||||
#define STM32MP1_ETZPC_UART7_ID 40
|
||||
#define STM32MP1_ETZPC_UART8_ID 41
|
||||
/* IDs 42-43 reserved */
|
||||
#define STM32MP1_ETZPC_MDIOS_ID 44
|
||||
/* IDs 45-47 reserved */
|
||||
#define STM32MP1_ETZPC_TIM1_ID 48
|
||||
#define STM32MP1_ETZPC_TIM8_ID 49
|
||||
/* ID 50 reserved */
|
||||
#define STM32MP1_ETZPC_USART6_ID 51
|
||||
#define STM32MP1_ETZPC_SPI1_ID 52
|
||||
#define STM32MP1_ETZPC_SPI4_ID 53
|
||||
#define STM32MP1_ETZPC_TIM15_ID 54
|
||||
#define STM32MP1_ETZPC_TIM16_ID 55
|
||||
#define STM32MP1_ETZPC_TIM17_ID 56
|
||||
#define STM32MP1_ETZPC_SPI5_ID 57
|
||||
#define STM32MP1_ETZPC_SAI1_ID 58
|
||||
#define STM32MP1_ETZPC_SAI2_ID 59
|
||||
#define STM32MP1_ETZPC_SAI3_ID 60
|
||||
#define STM32MP1_ETZPC_DFSDM_ID 61
|
||||
#define STM32MP1_ETZPC_TT_FDCAN_ID 62
|
||||
/* IDs 63 reserved */
|
||||
#define STM32MP1_ETZPC_LPTIM2_ID 64
|
||||
#define STM32MP1_ETZPC_LPTIM3_ID 65
|
||||
#define STM32MP1_ETZPC_LPTIM4_ID 66
|
||||
#define STM32MP1_ETZPC_LPTIM5_ID 67
|
||||
#define STM32MP1_ETZPC_SAI4_ID 68
|
||||
#define STM32MP1_ETZPC_VREFBUF_ID 69
|
||||
#define STM32MP1_ETZPC_DCMI_ID 70
|
||||
#define STM32MP1_ETZPC_CRC2_ID 71
|
||||
#define STM32MP1_ETZPC_ADC_ID 72
|
||||
#define STM32MP1_ETZPC_HASH2_ID 73
|
||||
#define STM32MP1_ETZPC_RNG2_ID 74
|
||||
#define STM32MP1_ETZPC_CRYP2_ID 75
|
||||
/* IDs 76-79 reserved */
|
||||
#define STM32MP1_ETZPC_SRAM1_ID 80
|
||||
#define STM32MP1_ETZPC_SRAM2_ID 81
|
||||
#define STM32MP1_ETZPC_SRAM3_ID 82
|
||||
#define STM32MP1_ETZPC_SRAM4_ID 83
|
||||
#define STM32MP1_ETZPC_RETRAM_ID 84
|
||||
#define STM32MP1_ETZPC_OTG_ID 85
|
||||
#define STM32MP1_ETZPC_SDMMC3_ID 86
|
||||
#define STM32MP1_ETZPC_DLYBSD3_ID 87
|
||||
#define STM32MP1_ETZPC_DMA1_ID 88
|
||||
#define STM32MP1_ETZPC_DMA2_ID 89
|
||||
#define STM32MP1_ETZPC_DMAMUX_ID 90
|
||||
#define STM32MP1_ETZPC_FMC_ID 91
|
||||
#define STM32MP1_ETZPC_QSPI_ID 92
|
||||
#define STM32MP1_ETZPC_DLYBQ_ID 93
|
||||
#define STM32MP1_ETZPC_ETH_ID 94
|
||||
/* ID 95 reserved */
|
||||
|
||||
#endif /* _DT_BINDINGS_BUS_STM32MP15_SYS_BUS_H */
|
||||
Reference in New Issue
Block a user